

FIG. 1A

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 1B

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 2

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081





FIG. 3

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081



Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 4B

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 5

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 6

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 7A

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 7B

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8A

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8B

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8C

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8D

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8E

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8F

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8G

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8H

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 81

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8J

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8K

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8L

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081





FIG. 8M

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081



Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 80

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 8P

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 9A




FIG. 9B




FIG. 9C

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 9D




FIG. 9E

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 9F




FIG. 9G

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 9H




FIG. 9I

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 9J




FIG. 9K

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 9L

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081

PROCESS ADJUSTED	BASIS FOR ADJUSTMENT	PROCESS PARAMETERS ADJUSTED	AFFECT OF ADJUSTMENT
Deposition within low K dielectric deposition tool 102	Feedforward information about interconnect features to be formed (e.g., density, dimensions, profile, etc.)	Chamber base pressure, processing pressure, processing temperature, processing time, processing power, gas flow rates, gas flow ratios, deposition time	Alters thickness, dielectric constant, stress level, refractive index, defect density and/or uniformity of deposited low K dielectric
Deposition within low K dielectric deposition tool 102	Feedback information about previously deposited low K dielectric (e.g., thickness, dielectric constant, stress level, index of refraction, uniformity, etc.)	Chamber base pressure, processing pressure, processing temperature, processing time, processing power, gas flow rates, gas flow ratios, deposition time	Alters thickness, dielectric constant, stress level, refractive index, defect density and/or uniformity of deposited low K dielectric
Clean within low K dielectric deposition tool 102	Feedback information about measured defect density following deposition	1. Clean time or frequency of cleaning;	1. Alters clean time or frequency of cleaning (to maintain desired defect density – e.g., increase one or both to reduce defect density);
		2. Season time;	2. Alters season time (to maintain desired defect density – increase to reduce defect density);

FIG. 10A

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081

PROCESS ADJUSTED	BASIS FOR ADJUSTMENT	PROCESS PARAMETERS ADJUSTED	AFFECT OF ADJUSTMENT
Etching within etch tool 106	Feedforward information about patterned masking layer (e.g., pattern density, feature dimensions, feature profile, etc.)	1. Select previously optimized process recipe based on pattern density;	1. Adjusts process based on selected process recipe, actual pattern density and desired etch results;
		Chamber base pressure, processing pressure, etch time, source power, substrate bias power, gas flow rates, gas flow ratios, deposition time, magnetic field strength	Adjusts etched feature depth, width and/or profile, uniformity, etc.
Etching within etch tool 106	Feedback information about previously etched features (e.g., dimensions or profile)	Chamber base pressure, processing pressure, etch time, source power, substrate bias power, gas flow rates, gas flow ratios, deposition time, magnetic field strength	Adjusts etched feature depth, width and/or profile, uniformity, etc.





FIG. 10B(1)

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081



 Clean within etch tool 106		Feedback information about previously measured defect density following etching			
			1. Chamber clean time or frequency of cleaning or season time;	1. Alters clean time or frequency of cleaning or season time (to maintain desired defect density – e.g., increase one or more to reduce defect density);	
			2. O ₂ flow;	2. Alters O ₂ flow rate (e.g., increase O ₂ flow to increase polymeric residue removal)	
			3. Source power;	3. Alters source power (e.g., increase source power to remove residue faster);	

FIG. 10B(2)

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081

PROCESS ADJUSTED	BASIS FOR ADJUSTMENT	PROCESS PARAMETERS ADJUSTED	AFFECT OF ADJUSTMENT
Barrier Layer Deposition Within Tool 112	Feedforward Information About Etched Features (e.g., Via and/or Line Dimensions)	RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH.	Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas.
Barrier Layer Deposition Within Tool 112	Feedback Information About Previously Deposited Barrier Layer (e.g., Layer Thickness)	RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH.	Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas.
Barrier Layer Deposition Within Tool 112	Feedback Information About Previously Measured Defect Density Following Barrier Layer Deposition	RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH.	Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas.
Seed Layer Deposition Within Tool 112	Feedforward Information About Etched Features (e.g., Via and/or Line Dimensions)	RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH.	Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas.
Seed Layer Deposition Within Tool 112	Feedback Information About Previously Deposited Seed Layer (e.g., Layer Thickness)	RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH.	Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas.
Seed Layer Deposition Within Tool 112	Feedback Information About Previously Measured Defect Density Following Seed Layer Deposition	RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH.	Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas.

FIG. 10C

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081

PROCESS ADJUSTED	BASIS FOR ADJUSTMENT	PROCESS PARAMETERS ADJUSTED	AFFECT OF ADJUSTMENT
Electroplating Within Tool 114	Feedforward Information About Barrier Layer (From Tool 112)	A), B) and/or C) Below	Alters Thickness, Rs, Uniformity, Reflectivity, Gap Fill, Defects, Backside Contamination. For Blanket as Well as Patterned Areas.
Electroplating Within Tool 114	Feedforward Information About Seed Layer (From Tool 112)	A), B) and/or C) Below	Alters Thickness, Rs, Uniformity, Reflectivity, Gap Fill, Defects, Backside Contamination. For Blanket as Well as Patterned Areas.
Electroplating Within Tool 114	Feedback Information About Previously Electroplated Fill Layer (e.g., Layer Thickness)	A), B) and/or C) Below	Alters Thickness, Rs, Uniformity, Reflectivity, Gap Fill, Defects, Backside Contamination. For Blanket as Well as Patterned Areas.
Electroplating Within Tool 114	Feedback Information About Previously Measured Defect Density Following Electroplating	A), B) and/or C) Below	Alters Thickness, Rs, Uniformity, Reflectivity, Gap Fill, Defects, Backside Contamination. For Blanket as Well as Patterned Areas.

- A) ECP Plating Process: Flow Rate; Z-Height; Rotation Rate; Plating Recipe (e.g., Current and/or Voltage); Immersion Rotation Rate; Anode Amp-Hr; and/or Contact Ring Amp-Hr
- B) Electrolyte/Bath Process: Temperature; Chemistry; Chemical Acidity; and/or Flow Rate
- C) Anneal Process: Temperature Uniformity; Gas Flow Rates; and/or Pressure Before, During or After Anneal

FIG. 10D

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081

PROCESS ADJUSTED	BASIS FOR ADJUSTMENT	PROCESS PARAMETERS ADJUSTED	AFFECT OF ADJUSTMENT
Planarization within tool 116	Feedforward information about electroplated fill layer (from tool 114)	Retaining ring pressure; Membrane or inner tube pressure; slurry or rinsing fluid flow rate; head pressure or velocity; slurry rate/type/concentration; polish/rinse/dry/cleaning time; substrate rotation rate.	Alters thickness, profile, Rs, uniformity. For blanket as well as patterned areas.
Planarization within tool 116	Feedback information about previously planarized surface (e.g., surface planarity)	Retaining ring pressure; Membrane or inner tube pressure; slurry or rinsing fluid flow rate; head pressure or velocity; slurry rate/type/concentration; polish/rinse/dry/cleaning time; substrate rotation rate.	Alters thickness, profile, Rs, uniformity. For blanket as well as patterned areas.
Planarization within tool 116	Feedback information about previously measured defect density following planarization	Retaining ring pressure; Membrane or inner tube pressure; slurry or rinsing fluid flow rate; head pressure or velocity; slurry rate/type/concentration; polish/rinse/dry/cleaning time; substrate rotation rate.	Alters thickness, profile, Rs, uniformity. For blanket as well as patterned areas.

FIG. 10E

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 11

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 12A




FIG. 12B

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 13A




FIG. 13b

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 14A




FIG. 14B




FIG. 14C

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081




FIG. 15

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW
INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC
INTERCONNECT ON A SUBSTRATE
Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and
Michael D. Armacost
Serial No.: 10/759,801
Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

Brian M. Dugan
(914) 332-9081

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)